Copyright © 2008 The Institute of Electronics, Information and Communication Engineers
Special Section on Selected Papers from the 20th Workshop on Circuits and Systems in Karuizawa -- Papers |
Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
1 The authors are with the School of Information Science, Japan Advanced Institute of Science and Technology, Nomi-shi, 923-1292 Japan. E-mail: k-inoue{at}jaist.ac.jp
As the feature size of VLSI becomes smaller, delay variations become a serious problem in VLSI. In this paper, we propose a novel class of robustness for a datapath against delay variations, which is named structural robustness against delay variation (SRV), and propose sufficient conditions for a datapath to have SRV. A resultant circuit designed under these conditions has a larger timing margin to delay variations than previous designs without sacrificing effective computation time. In addition, under any degree of delay variations, we can always find an available clock frequency for a datapath having SRV property to operate correctly, which could be a preferable characteristic in IP-based design.
Key Words: datapath synthesis, delay variation, register assignment, setup and hold constraints
Manuscript received June 26, 2007.
Reference
[1] R. Kumar and V. Fursun, "Impact of temperature fluctuations on circuit characteristics in 180 nm and 65 nm CMOS technologies," Proc. 39th International Symposium on Circuits and Systems, pp.21–24, May 2006. [2] M. Hashimoto, J. Yamaguchi, T. Sato, and H. Onodera, "Timing analysis considering temporal supply voltage fluctuation," Proc. 10th Asia South Pacific Design Automation Conference, pp.1098–1011, Jan. 2005. [3] P. Heydari and M. Pedram, "Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits," Proc. 19th International Conference on Computer Design, pp.104–109, Sept. 2001. [4] M. Conti, G.-F.D. Betta, S. Orcioni, G. Soncini, C. Turchetti, and N. Zorti, "Test structure for mismatch characterization of MOS transistors insubthreshold regime," Proc. IEEE International Conference on Microelectronic Test Structures, vol.10, pp.173–178, 1997. [5] S. Matsumoto, H.J. Mattausch, S. Ooshiro, Y. Tatsumi, M. Miura-Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Test-circuit-based extraction of inter- and intra-chip MOSFET-performance variations for analog-design reliability," Proc. IEEE Custom Integrated Circuits Conference, pp.582–585, 2001. [6] K. Nose, M. Kajita, and M. Mizuno, "A 1 ps-resolution jitter-measurement macro using interpolated jitter oversampling," Proc. International Solid-State Circuits Conference, pp.2112–2121, Feb. 2006. [7] M. Murakawa, E. Takahashi, T. Susa, and T. Higuchi, "Post-fabrication clock timing adjustment for digital LSIs with generic algorithms ensuring timing margins," Report of MIRAI Project, 2004. [8] J. Xi and W.W.-M. Dai, "Jitter-tolerant clock routing in two-phase synchronous systems," Proc. 1996 IEEE/ACM International Conference on Computer-Aided Design, pp.316–320, 1996. [9] P. Michel, U. Lauther, and P. Duzy, The Synthesis Approach to Digital System Design, Kluwer Academic Publishers, 1992. [10] K. Inoue, Structural delay-variation tolerance and high level synthesis for datapaths, Master Thesis, Japan Advanced Institute of Science and Technology, 2007. [11] F.J. Kurdahi and A.C. Parker, "REAL: A program for register allocation," Proc. 24th Design Automation Conference, pp.210–215, 1987.
CiteULike 
Connotea 
Del.icio.us What's this?
This Article 
Abstract
Full Text (PDF)
Alert me when this article is cited
Alert me if a correction is posted
Services
Email this article to a friend
Similar articles in this journal
Alert me to new issues of the journal
Add to My Personal Archive
Download to citation manager
Request Permissions
Google Scholar
Articles by INOUE, K.
Articles by IWAGAKI, T.
Social Bookmarking
What's this?