Copyright © 2008 The Institute of Electronics, Information and Communication Engineers
Special Section on Analog Circuit Techniques and Related Topics -- Papers |
An IIP2 Calibration Technique for Zero-IF Multi Band down Converter Mixer
1 The authors are with Nanoelectronic Center of Excellent, IC Design Center, University of Tehran, Iran. E-mail: m.vahidfar{at}ece.ut.ac.ir
Meeting the tough linearity and noise required by GSM and UMTS receivers in CMOS technology is challenging. A new IIP2 calibration technique based on canceling the second order nonlinearities of mixer, generated in the input RF transistors, is introduced. By using this technique about 22 dB mixer IIP2 improvement is achieved. The proposed calibration circuit can be used in multi-standard mixer because of high bandwidth of the calibration circuitry. Moreover it can work with voltage supplies as low as 1 V. Using this technique a multi-standard mixer supporting PCS, UMTS and IEEE802.11b-g is developed. The design is done in CMOS 65 nm technology with 1.2 V supply while it consumes about 7 mA current.
Key Words: CMOS, mixer, second order intermodulation, IIP2, calibration, multi-standard
Manuscript received July 18, 2007. Manuscript revised August 22, 2007.
Reference
[1] M. Terrovitis and R.G. Meyer, "Intermodulation distortion in current-commutating CMOS mixers," IEEE J. Solid-State Circuits, vol.35, no.10, pp.1461–1473, Oct. 2000. [2] D. Manstretta, M. Brandolini, and F. Svelto, "Second-order inter-modulation mechanisms in CMOS downconverters," IEEE J. Solid-State Circuits, vol.38, no.3, pp.394–406, March 2003. [3] H. Darabi and A.A. Abidi, "Noise in RF-CMOS mixers: A simple physical model," IEEE J. Solid-State Circuits, vol.35, no.1, pp.15–25, Jan. 2000. [4] H. Darabi, H.J. Kim, J. Chiu, B. Ibrahim, and L. Serano, "An IIP2 improvement technique for zero-if down-converter," International Solid State Circuit Conference, IEEE Proc., pp.464–465, Feb. 2006. [5] M. Chen, Y. Wu, and M. Chang, "Active 2nd order intermodulation calibration for direct conversion receivers," International Solid State Circuit Conference, IEEE Proc., pp.458–459, Feb. 2006. [6] M. Brandolini, P. Rossi, D. Sanzogni, and F. Svelto, "A CMOS direct down-converter with +78 dBm minimum IIP2 for 3G cell-phones," International Solid State Circuit Conference, IEEE Proc., pp.320–322, Feb. 2005. [7] M. Brandolini and F. Svelto, "A 750 mV, 15 kHz 1/f noise corner, 51 dBm IIP2, direct conversion front-end for GSM in 90 nm CMOS," International Solid State Circuit Conference, IEEE Proc., pp.374–376, Feb. 2006. [8] H. Sjoland, A. Karimi-Sanjaani, and A.A. Abidi, "A merged CMOS LNA and mixer for a WCDMA receiver," IEEE J. Solid State Circuits, vol.38, no.6, pp.1045–1050, June 2003. [9] A. Liscidini, M. Brandolini, D. Sanzogni, and R. Castello, "A 0.13 µm CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier," IEEE J. Solid-State Circuits, vol.41, no.4, pp.981–989, April 2006. [10] B. Razavi, Design of analog integrated circuits, McGraw-Hill, 2001. [11] M. Brandolini, P. Rossi, D. Manstretta, and F. Svelto, "Toward multistandard mobile terminals-fully integrated receivers requirements and architectures," IEEE Trans. Microwave Theory and Architecturese, vol.53, no.3, pp.1026–1035, March 2005.
CiteULike 
Connotea 
Del.icio.us What's this?
This Article 
Abstract
Full Text (PDF)
Alert me when this article is cited
Alert me if a correction is posted
Services
Email this article to a friend
Similar articles in this journal
Alert me to new issues of the journal
Add to My Personal Archive
Download to citation manager
Request Permissions
Google Scholar
Articles by VAHIDFAR, M. B.
Articles by SHOAEI, O.
Search for Related Content
Social Bookmarking
What's this?