IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 2008 E91-A(2):483-490; doi:10.1093/ietfec/e91-a.2.483

This Article Abstract Full Text (PDF) Alert me when this article is cited Alert me if a correction is posted Services Email this article to a friend Similar articles in this journal Alert me to new issues of the journal Add to My Personal Archive Download to citation manager Request Permissions Google Scholar Articles by YOSHIOKA, M. Articles by FUJII, N. Search for Related Content Social Bookmarking          What's this?

Copyright © 2008 The Institute of Electronics, Information and Communication Engineers

Special Section on Analog Circuit Techniques and Related Topics -- Papers

Automatic Adjustment of Phase Locked Loop Transfer Function

Masahiro YOSHIOKA¹ and Nobuo FUJII¹

¹ The authors are with the Graduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, 152-8552 Japan. E-mail: yoshioka{at}ec.ss.titech.ac.jp

This paper presents an automatic adjustment of the transfer function of phase locked loop (PLL). The time constants and the gain factor of the transfer function are adjusted without opening the loop of PLL. The time constant adjustment is performed using a replica of the 1st order RC low pass filter and the gain factor is adjusted by detecting the open loop gain at the unity gain frequency. These adjustments are automatically carried out using a digitally controlled capacitance array and a digitally controlled charge pump. The proposed calibration can reduce the bandwidth error of ±30% to ±5% and the gain error of 7 dB to 1 dB.

Key Words: phase locked loop, gain adjustment, frequency adjustment, automatic calibration

---

Manuscript received June 15, 2007. Manuscript revised September 10, 2007.

Reference

[1] P. Zhang, L. Der, D. Guo, I. Sever, T. Bourdi, C. Lam, A. Zolfaghari, J. Chen, D. Gambetta, B. Cheng, S. Gowder, S. Hart, L. Huynh, T. Nguyen, and B. Razavi, "A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-µm CMOS," IEEE J. Solid-State Circuits, vol.40, no.9, pp.1932–1939, Sept. 2005.

[2] J. Craninckx and M.S.J. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol.33, no.12, pp.2054–2065, Dec. 1998.

[3] H.R. Rategh, H. Samavati, and T.H. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver," IEEE J. Solid-State Circuits, vol.35, no.5, pp.780–787, May 2000.

[4] K. Murata and T. Otsuji, "A novel clock recovery circuit for fully monolithic integration," IEEE J. Solid-State Circuits, vol.47, no.12, pp.2528–2533, Dec. 1999.

[5] S. Dosho, T. Morie, K. Okamoto, Y. Yamada, and K. Sogawa, "A-90 dBc@10 kHz phase noise fractional-N frequency synthesizer with accurate loop bandwidth control circuit," IEICE Trans. Electron., vol.E89-C, no.6, pp.739–745, June 2006.

[6] W. Rhee, "Design of low-jitter 1-GHz phase-locked loops for digital clock generation," Circuits and Systems, 1999. ISCAS'99. Proc. 1999 IEEE International Symposium on, vol.2, pp.520–523, May–June 1999.

[7] A. Hajimiri and T.H. Lee, "A general theory of phase noise in electrical oscillator," IEEE J. Solid-State Circuits, vol.33, no.2, pp.179–194, Feb. 1998.

[8] B. Razavi, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol.31, no.3, pp.331–343, March 1996.

[9] W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," Circuits and Systems, 1999. ISCAS'99. Proc. 1999 IEEE International Symposium on, vol.2, pp.545–548, May–June 1999.

[10] Y. Akamine, M. Kawabe, K. Hori, T. Okazaki, N. Tolson, M. Kasahara, and S. Tanaka, "A loop-bandwidth calibration system for fractional-N synthesizer and PLL transmitter," 2005 IEEE International Solid-State Circuits Conference, vol.17, no.4, Feb. 2005.

[11] M. Kobubo, Y. Shibahara, H. Aoki, and C. Hwang, "Low supply voltage and low-power 1-GHz PLL frequency synthesizer for mobile terminals," IEICE Trans. Electron., vol.E86-C, no.1, pp.71–78, Jan. 2003.

[12] K. Lim, C.H. Park, D.S. Kim, and B. Kim, "A low-noise phase-locked loop design by loop bandwidth optimization," IEEE J. Solid-State Circuits, vol.35, no.6, pp.807–815, June 2000.

[13] A.W. Hietala, "Parameter tolerant PLL synthesizer," United States Patent Number 5,055,803, Oct. 1991.

[14] M.H. Perrott, M.D. Trott, and C.G. Sodini, "A modeling approach for - fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol.37, no.8, pp.1028–1038, Aug. 2002.

CiteULike    Connotea    Del.icio.us    What's this?

This Article Abstract Full Text (PDF) Alert me when this article is cited Alert me if a correction is posted Services Email this article to a friend Similar articles in this journal Alert me to new issues of the journal Add to My Personal Archive Download to citation manager Request Permissions Google Scholar Articles by YOSHIOKA, M. Articles by FUJII, N. Search for Related Content Social Bookmarking          What's this?