Skip Navigation

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 2008 E91-A(2):497-503; doi:10.1093/ietfec/e91-a.2.497
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Request Permissions
Google Scholar
Right arrow Articles by YANG, C.-Y.
Right arrow Articles by WONG, W.-G.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

Copyright © 2008 The Institute of Electronics, Information and Communication Engineers

Special Section on Analog Circuit Techniques and Related Topics -- Papers

A 3.2-GHz Down-Spread Spectrum Clock Generator Using a Nested Fractional Topology

Ching-Yuan YANG1, Chih-Hsiang CHANG2 and Wen-Ger WONG3

1 The author is with the Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, R.O.C. E-mail: ycy{at}dragon.nchu.edu.tw, 2 The author is with the Graduate Institute of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, R.O.C., 3 The author is with the Sonix Technology Corp., Hsinchu, Taiwan, R.O.C.


  Abstract

A high-speed triangular-modulated spread-spectrum clock generator using a fractional phase-locked loop is presented. The fractional division is implemented by a nested fractional topology, which is constructed from a dual-modulus divide-by-(N–1/16)/N divider to divide the VCO outputs as a first division period and a fractional control circuit to establish a second division period to cause the overall fractional division. The dual-modulus divider introduces a delay-locked-loop network to achieve phase compensation. Operating at the frequency of 3.2 GHz, the measured peak power reduction is around 16 dB for a deviation of 0.37% and a frequency modulation of 33 kHz. The circuit occupies 1.4 x 1.4 mm2 in a 0.18-µm CMOS process and consumes 52 mW.

Key Words: spread spectrum clock generation, fractional phase-locked loop, delay-locked loop, phase compensation, fractional divider

Manuscript received June 14, 2007. Manuscript revised September 2, 2007.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.